Datasheet for DDR2

Note: ADTEC Corporation reserves the right to change products and specifications without notice.



Table of Contents

Contents	Page			
Table of Contents	1			
1. General Electrical Specifications	2~3			
2. Power-up and initialization Sequence	4~5			
3. Input Electrical Characteristics and Operating Conditions	6~7			
4. Overshoot/Undershoot Specification	8			
5. Output Electrical Characteristics and Operating Conditions				
6. Default Output V-I characteristics	11~12			
7. AC Operating Specifications and Conditions	13			
8. AC Parameters	14~22			



1. General Electrical Specifications

[Absolute Maximum DC Rating]

Symbol	Parameter	Min.	Max.	Units
V _{DD}	Supply voltage relative to $\rm V_{SS}$	-0.5	2.3	V
$V_{\rm IN},V_{\rm OUT}$	Voltage on any pins relative to V_{SS}	-0.5	2.3	V
T _{STG}	Storage Temperature	-55	+100	°C

[DC Operating Condition]

Symbol	Parameter	Min.	Тур.	Max.	Units	Notes
V _{DD}	Supply voltage	1.7	1.8	1.9	V	1
V_{REF}	I/O voltage reference	$0.49 \text{ x V}_{\text{DD}}$	$0.50 \text{ x V}_{\text{DD}}$	$0.51 \text{ x V}_{\text{DD}}$	V	2,3

Note:

- 1. V_{DD} and V_{DDQ} are tied to each other in the module.
- 2. V_{RFF} is expected to equal V_{DDQ}/2 of the transmitting device and to track variations in the DC level of the same.
- 3. Peak-to-peak AC noise on V_{RFF} do not exceed ±2 percent .

[DC Operating Condition for EEPROM]

Parameter	Symbol	Min.	Max.	Units	Notes
Supply Voltage	V _{DD} SPD	1.7	5.5	V	1
Input Voltage	V _{IN}	0	V _{DD} SPD	V	
"H" Input Voltage 1	V _{IH1}	0.7 x V _{DD} SPD	-	V	2
"L" Input Voltage 1	V _{IL1}	-	0.3 x V _{DD} SPD	V	2
"H" Input Voltage 2	V _{IH2}	0.8 x V _{DD} SPD	-	V	3
"L" Input Voltage 2	V _{IL2}	-	0.2 x V _{DD} SPD	V	3
"L" Output Voltage 1	V _{OL1}	-	0.4	V	4
"L" Output Voltage 2	V _{OL2}	-	0.2	V	5
Operating Current	I _{CC1}	-	2.0	mA	6
Operating Current	I _{CC2}	-	0.5	mA	7
Standby Current	I _{SB}	-	2.0	μA	8
Input Leakage Current 1	I _{LI1}	-1	1	μA	9
Input Leakage Current 2	I _{LI2}	-1	15	μA	10
Output Leakage Current	I _{LO3}	-1	1	μA	11

Note:

- 1. Ta = $-40^{\circ}C \sim +85^{\circ}C$ 2. $2.5V \le V_{DD}SPD \le 5.5V$ 3. $1.7V \le V_{DD}SPD < 2.5V$ 4. $I_{OL}=3.0mA$, $2.5V \le V_{DD}SPD < 2.5V(SDA)$ 5. $I_{OL}=0.7mA$, $1.7V \le V_{DD}SPD < 2.5V(SDA)$ 6. $V_{DD}SPD = 5.5V, f_{SCL} = 400KHz, t_{WR} = 5ms$, Byte Write, Page Write 7. $V_{DD}SPD = 5.5V, f_{SCL} = 400KHz, t_{WR} = 5ms$, Random Read, Current Read, Sequential Read 8. $V_{-1}SPD = 5.5V, SDA SCI = V_{-1}SPD$, A0 A1 A2=GND WP=GND
- 8. $V_{DD}SPD = 5.5V, SDA, SCL = V_{DD}SPD, A0, A1, A2=GND, WP=GND$ $9. <math>V_{IN}=0V \sim V_{DD}SPD (A0, A1, A2, SCL)$ 10. $V_{IN}=0V \sim V_{DD}SPD (WP)$ 11. $V_{OUT}=0V \sim V_{DD}SPD (SDA)$



Parameter	Symbol	Fast Min	Mode Max	Standa Min	rd Mode Max	Units
Clock Frequency	f _{SCL}	-	400	-	100	μs
Clock High Period	t _{HIGH}	0.6	-	4.0	-	μs
Clock Low Period	t _{LOW}	1.2	-	4.7	-	μs
SDA Rise Time	t _R	-	0.3	-	1	μs
SDA Fall Time	t _F	-	0.3	-	0.3	μs
Start Condition Setup Time	t _{SU:STA}	0.6	-	4.7	-	μs
Start Condition Hold Time	t _{HD:STA}	0.6	-	4.0	-	μs
Input Data Setup time	t _{SU:DAT}	50	-	50	-	ns
Input Data Hold time	t _{HD:DAT}	0	-	0	-	ns
Output Data Delay time	t _{PD}	0.1	0.9	0.2	3.5	μs
Output Data Hold time	t _{DH}	0.1	-	0.2	-	μs
Stop Condition Setup Time	t _{SU:STO}	0.6	-	4.7	-	μs
Bus Idle	t _{B:FREE}	1.2	-	4.7	-	μs
Write Cycle Time	t _{WR}	-	5	-	5	ms
Noise Spike Width (SDA & SCL)	tı	-	0.1	-	0.1	μs
WP Hold Time	t _{HD:WP}	0.0	-	0.0	-	ns
WP Setup Times	t _{SU:WP}	0.1	-	0.1	-	μs
WP High Period	t _{HIGH:WP}	1.0	-	1.0	-	μs

[Serial Interface Timing for EEPROM]

Note: Fast mode and Standard mode differ only in operation frequency. Operations performed at 100kHz are considered in "Standard-mode", while those conducted at 400kHz are in "Fast-mode". Please note that these clock frequencies are maximum values. At lower power supply voltage it is difficult to operate at high speeds. The EEPROM can operate at 400kHz, between 2.5V and 5.5V, and at 100kHz from 1.7V-5.5V.

(ODT DC Electrical Characteristics)

Symbol	Parameter	Min.	Тур.	Max.	Units	Notes
$R_{TT1(EFF)}$	RTT effective impedance value for 75Ω setting EMR (A6, A2) = 0, 1	60	75	90	Ω	1
$R_{TT2(EFF)}$	RTT effective impedance value for 150Ω setting EMR (A6, A2) = 1, 0	120	150	180	Ω	1
$R_{TT3(EFF)}$	RTT effective impedance value for 50Ω setting EMR (A6, A2) = 1, 1	40	50	60	Ω	1
ΔVM	Deviation of VM with respect to $V_{\text{DD}(\text{Q})}\!/2$	-6	-	+6	%	2

Note:

1. $R_{TT1(EFF)}$, $R_{TT2(EFF)}$, and $R_{TT3(EFF)}$ are determined by separately applying $V_{IH}(AC)$ and $V_{IL}(DC)$ to test pin separately, and then measuring current, $I(V_{IH}(AC))$, and $I(V_{IL}(AC))$, respectively.

$$R_{TT} = \frac{V_{\text{IH}}(\text{AC}) - V_{\text{IL}}(\text{AC})}{I(V_{\text{IH}}(\text{AC})) - I(V_{\text{IL}}(\text{AC}))}$$

2. Measure voltage (VM) at tested ball with no load.

$$\Delta VM = \left(\begin{array}{c} 2 \times VM \\ \hline V_{DD(Q)} \end{array} \right) \times 100$$



2. Power-up and initialization Sequence

The following sequence is required for power-up and initialization, as shown in Chart1:

- 1. While applying power, CKE is maintained to be below $0.2 \times V_{DD}$ during power ramp to ensure the outputs remain disabled (High-Z) and ODT off (R_{TT} is also High-Z). The V_{DD} voltage ramp from 300mV to V_{DD} Min. must take no longer than 200ms. Once the ramping of the supply voltages is complete, the supply voltage specifications provided in the DC operating conditions (SSTL_1.8), prevail.
- 2. During power-up, the following conditions may exist and must be met:
 - The voltage levels on all pins other than V_{DD} and V_{SS} must be less than or equal to V_{DD} on one side, and must be greater than or equal to V_{SS} on the other side.
 - + V_{DD} voltage ramp time must be no greater than 200ms from when V_{DD} ramps from 300 mV to V_{DD} Min.
 - V_{REF} tracks V_{DD} × 0.5. V_{REF} must be within +/- 300mV with respect to $V_{\text{DD}}/2$ during supply ramp time.
 - V_{DD} , $V_{DDQ} \ge V_{RFF}$ must be met at all times.
- 3. Start clock and maintain stable condition.
- 4. For the minimum of 200 us after stable power and clock (CK, CK#), apply NOP or DESELECT commands, then take CKE HIGH. Once CKE transitions to a high level, it must stay HIGH for the duration of the initialization sequence.
- 5. Wait minimum of 400 ns then issue a PRECHARGE ALL command.
- 6. Issue an EMRS command to EMR(2). (To issue EMRS command to EMR(2), provide LOW to BA0 and BA2, HIGH to BA1.)
- 7. Issue an EMRS command to EMR(3). (To issue EMRS command to EMR(3), provide LOW to BA2, HIGH to BA0 and BA1.)
- 8. Issue EMRS to enable DLL. (To issue DLL Enable command, provide LOW to A0, HIGH to BA0 and LOW to B A1-BA2 and A13-A15. And A9=A8=A7=LOW must be used when issuing this command.)
- 9. Issue a Mode Register Set command for DLL reset. (To issue DLL Reset command, provide HIGH to A8 and LOW to BA0-BA2, and A13-A15.)
- 10. Issue a precharge all command.
- 11. Issue 2 or more auto-refresh commands.
- 12. Issue a MRS command with LOW to A8 to initialize device operation. (i.e. to program operating parameters without resetting the DLL.)
- 13. At least 200 clocks after the DLL RESET, execute OCD Calibration (Off Chip Driver impedance adjustment). If OCD calibration is not used, EMRS to EMR(1) to set OCD Calibration Default (A9=A8=A7=HIGH) followed by EMRS to EMR(1) to exit OCD Calibration Mode (A9=A8=A7=LOW) must be issued with other operating parameters of EMR(1).
- 14. The DDR2 SDRAM is now ready for normal operation.





^t IS	Address and Control Input Setup Time	Refer	Refer to the table of the Timing parameters by speed grade.									
^t MRD	Mode Register Set command cycle time	2	-	2	-	2	-	2	-	2	-	nCK
^t RFC 256Mb	Refresh to Activate / Refresh Interval -256Mb	75	-	75	-	75	-	75	-	75	-	ns
^t RFC 512Mb	Refresh to Activate / Refresh Interval -512Mb	105	-	105	-	105	-	105	-	105	-	ns
^t RFC 1Gb	Refresh to Activate / Refresh Interval -1Gb	127.5	-	127.5	-	127.5	-	127.5	-	127.5	-	ns
^t RFC 2Gb	Refresh to Activate / Refresh Interval -2Gb	195	-	195	-	195	-	195	-	195	-	ns
^t RFC 4Gb	Refresh to Activate / Refresh Interval -4Gb	327.5	-	327.5	-	327.5	-	327.5	-	327.5	-	ns
^t RPA <1Gb	Precharge All Period	15	-	15	-	15	-	15	-	15	-	ns
^t RPA ≥1Gb	Precharge All Period	20	-	18.75	-	18	-	17.5	-	15	-	ns



3. Input Electrical Characteristics and Operating Conditions

< Input DC Logic Levels >

Symbol	Parameter	Min.	Max.	Units
V _{IH} (DC)	Input Logic High	V _{REF} + 0.125	V _{DD} + 0.3	V
V _{IL} (DC)	Input Logic Low	-0.3	V _{REF} - 0.125	V

< Input AC Logic Levels >

Symbol	Deremeter	DDR2-4	00/533	DDR2-667	Unito	
Symbol	Parameter	Min	Max	Min	Max	Units
V _{IH} (AC)	Input Logic High	V_{REF} + 0.250	-	V _{REF} + 0.200	-	V
V _{IL} (AC)	Input Logic Low	-	V_{REF} - 0.250	-	V _{REF} - 0.200	V

Note: Refer to the AC overshoot/undershoot specification for the $V_{IH}(AC)$ Max and $V_{IL}(AC)$ Min values.



< Figure 1: DDR2 Input Signal Reference >



< Differential Input Logic Levels >

Symbol	Parameter	Min	Max	Units	Notes
V _{IN} (DC)	DC Input Signal Voltage	-300	V _{DD} + 300	mV	1,6
V _{ID} (DC)	DC Differential Input Voltage	250	V _{DD}	mV	2,6
V _{ID} (AC)	AC Differential Input Voltage	500	V _{DD}	mV	3,6
V _{IX} (AC)	AC Differential Cross-point Voltage	0.5 x V _{DD} - 175	$0.5 \times V_{DD} + 175$	mV	4
V _{MP} (DC)	Input Midpoint Voltage	850	950	mV	5

Note:

- 1. $V_{IN}(DC)$ specifies the allowable DC execution of each input of differential pair.
- 2. $V_{ID}(DC)$ specifies the input differential voltage $|V_{TR} V_{CP}|$ required for switching, where V_{TR} is the true input level and V_{CP} is the complementary input level. The minimum value is equal to $V_{IH}(DC) V_{IL}(DC)$.
- 3. V_{TR} is the true input level and V_{CP} is the complementary input level. The minimum value is equal to $V_{IH}(AC) V_{IL}(AC)$.
- The typical value of V_{IX}(AC) is expected to be about 0.5 x V_{DD} of the transmitting device and V_{IX}(AC) is expected to track variations in V_{DD}. V_{IX}(AC) indicates the voltage at which differential input signals must cross.
- V_{MP}(DC) specifies the input differential common mode voltage (V_{TR} + V_{CP})/2 where V_{TR} is the true input level and V_{CP} is the complementary input. V_{MP}(DC) is expected to be approximately 0.5 × V_{DD}.
- 6. V_{DD} + 300mV allowed, but the maximum value is less than 1.9V is strongly recommended.



< Figure 2: DDR2 Differential Input Signal Reference >

Note: The values in the above left side of figure when $V_{DD} = V_{DDQ} = 1.8V$.



4. Overshoot/Undershoot Specification

< DDR2 Over/Undershoot Specification for control and address pins¹ >

Parameter	DDR2-400	DDR2-533	DDR2-667	DDR2-800	DDR2-1066	Units
Maximum peak amplitude allowed for overshoot area	0.50	0.50	0.50	0.50	0.50	V
Maximum peak amplitude allowed for undershoot area	0.50	0.50	0.50	0.50	0.50	V
Maximum overshoot area above V _{DD} (see Figure3)	1.33	1.00	0.80	0.66	0.66	V-ns
Maximum undershoot area below V _{SS} (see Figure4)	1.33	1.00	0.80	0.66	0.66	V-ns

Note:

1. The control and address pins are followings; An, BAn, /CS, /RAS, /CAS, /WE, CKE, & ODT.

< DDR2 Over/Undershoot Specification for Clock, Data, Strobe, and Mask pins¹ >

Parameter	DDR2-400	DDR2-533	DDR2-667	DDR2-800	DDR2-1066	Units
Maximum peak amplitude allowed for overshoot area	0.50	0.50	0.50	0.50	0.50	V
Maximum peak amplitude allowed for undershoot area	0.50	0.50	0.50	0.50	0.50	V
Maximum overshoot area above V _{DD} (see Figure3)	0.38	0.28	0.23	0.23	0.23	V-ns
Maximum undershoot area below V _{SS} (see Figure4)	0.38	0.28	0.23	0.23	0.23	V-ns

Note:

1. The control and address pins are followings; DQ, DQS, DM and those complementary signals.



5. Output Electrical Characteristics and Operating Conditions

< Differential AC Output Logic Levels >

Symbol	Parameter	Min	Max	Units	Notes
V _{OX} (AC)	AC Output Crosspoint Voltage	0.5 x VDD - 0.125	0.5 x VDD + 0.125	V	1

Note:

 The typical value of V_{OX}(AC) is expected to be about 0.5 × V_{DD} of the transmitting device and V_{OX}(AC) is expected to track variations in V_{DD}. V_{OX}(AC) indicates the voltage at which differential output signals must cross.



< Figure 5: Differential waveform >

< Output DC current drive >

Symbol	Parameter	Value	Units	Notes
I _{OH} (DC)	Output Minimum Source DC Current	-13.4	mA	1,3,4
I _{OL} (DC)	Output Minimum Sink DC Current	13.4	mA	2,3,4

Note:

- 1. For I_{OH}(DC); V_{DD(Q)} = 1.7V, V_{OUT} = 1,420mV. (V_{OUT} V_{DD(Q)})/I_{OH} must be less than 21 Ω for values of V_{OUT} between V_{DD(Q)} and V_{DD(Q)} 280mV.
- 2. For I_{OL}(DC); V_{DD(Q)} = 1.7V, V_{OUT} = 280mV. V_{OUT} /I_{OL} must be less than 21 Ω for values of V_{OUT} between 0V and 280mV.
- 3. The DC value of V_{REF} applied to the receiving device is set to $V_{\text{TT}}.$
- 4. The values of I_{OH} (DC) and I_{OL} (DC) are based on the conditions given in Notes 1 and 2. They are used to test device drive current capability to ensure V_{IH} MIN plus a noise margin and V_{IL} MAX minus a noise margin are delivered to an SSTL_18 receiver. The actual current values are derived by shifting the desired driver operating point along a 21Ω load line to define a convenient driver current for measurement.



< DC Output Logic Levels >

Symbol	Parameter	Min.	Max.	Units	Notes
V _{OH} (DC)	Output Logic High	V _{DD} - 0.280	V _{DD}	V	1
V _{OL} (DC)	Output Logic Low	V _{SS}	V _{SS} - 0.280	V	2
	Noto:				

Note:

1. V_{DD} and V_{DDQ} are tied to each other in the module.

2. V_{SS} and V_{SSQ} are tied to each other in the module.

< OCD Default Characteristics>

Parameter	Min.	Тур.	Max.	Units	Notes
Output Impedance	12.6	18	23.4	Ω	1,2
Output impedance step size for OCD calibration	0	-	1.5	Ω	6
Pull-up and pull-down mismatch	0	-	4	Ω	1,2,3
Output slew rate	1.5	-	5	V/nS	1,4,5

Note:

- 1. Absolute specifications: $0^{\circ}C \le T_C \le +85^{\circ}C$; $V_{DD(Q)} = 1.8V \pm 0.1V$.
- 2. Impedance measurement conditions for output source DC current: $V_{DD(Q)} = 1.7V$; $V_{OUT} = 1420$ mV; $(V_{OUT} V_{DD(Q)})/I_{OH}$ is less than 23.4 Ω for values of V_{OUT} between $V_{DD(Q)}$ and $(V_{DD(Q)} 280$ mV). The impedance measurement condition for output sink DC current: $V_{DD(Q)} = 1.7V$; $V_{OUT} = 280$ mV; V_{OUT}/I_{OL} is less than 23.4 Ω for values of V_{OUT} between 0V and 280mV.
- 3. Mismatch is an absolute value between pull-up and pull-down; both are measured at the same temperature and voltage.
- Output slew rate for falling and rising edges is measured between V_{TT} 250mV and V_{TT} + 250mV for single-ended signals. For differential signals (DQS, /DQS), output slew rate is measured between DQS /DQS = −500mV and /DQS DQS = 500mV. Output slew rate is guaranteed by design.
- The absolute value of the slew rate as measured from V_{IL}(DC) MAX to V_{IH} (DC) MIN is equal to or greater than the slew rate as measured from V_{IL} (AC) MAX to V_{IH} (AC) MIN. This is guaranteed by design and characterization.
- 6. This represents the step size when the OCD is near 18Ω at nominal conditions across all process corners/variations and represents only the DRAM uncertainty. A 0Ω value(no calibration) can only be achieved if the OCD impedance is $18 + -0.75 \Omega$ under nominal conditions.

< Figure 6: Reference point >





6. Default Output V-I characteristics

< Full Strength Default Pull-Down Driver Characteristics >

Voltage (V)	Min. (23.4Ω)	Nominal Default Low (18.0Ω)	Nominal Default High (18.0Ω)	Max. (12.6Ω)
0.2	8.5	11.3	11.8	15.9
0.3	12.1	16.5	16.8	23.8
0.4	14.7	21.2	22.1	31.8
0.5	16.4	25.0	27.6	39.7
0.6	17.8	28.3	32.4	47.7
0.7	18.6	30.9	36.9	55.0
0.8	19.0	33.0	40.9	62.3
0.9	19.3	34.5	44.6	69.4
1.0	19.7	35.5	47.7	75.3
1.1	19.9	36.1	50.4	80.5
1.2	20.0	36.6	52.6	84.6
1.3	20.1	36.9	54.2	87.7
1.4	20.2	37.1	55.9	90.8
1.5	20.3	37.4	57.1	92.9
1.6	20.4	37.6	58.4	94.9
1.7	20.6	37.7	59.6	97.0
1.8		37.9	60.9	99.1
1.9				101.1

Figure 7: Full Strength Pull-Down Current



Voltage (V)	Min. (23.4Ω)	Nominal Default Low (18.0Ω)	Nominal Default High (18.0Ω)	Max. (12.6Ω)
0.2	-8.5	-11.1	-11.8	-15.9
0.3	-12.1	-16.0	-17.0	-23.8
0.4	-14.7	-20.3	-22.2	-31.8
0.5	-16.4	-24.0	-27.5	-39.7
0.6	-17.8	-27.2	-32.4	-47.7
0.7	-18.6	-29.8	-36.9	-55.0
0.8	-19.0	-31.9	-40.8	-62.3
0.9	-19.3	-33.4	-44.5	-69.4
1.0	-19.7	-34.6	-47.7	-75.3
1.1	-19.9	-35.5	-50.4	-80.5
1.2	-20.0	-36.2	-52.5	-84.6
1.3	-20.1	-36.8	-54.2	-87.7
1.4	-20.2	-37.2	-55.9	-90.8
1.5	-20.3	-37.7	-57.1	-92.9
1.6	-20.4	-38.0	-58.4	-94.9
1.7	-20.6	-38.4	-59.6	-97.0
1.8		-38.6	-60.8	-99.1
1.9				-101.1

< Full Strength Default Pull-Up Driver Characteristics >

Figure 8: Full Strength Pull-Up Current



7. AC Operating Specifications and Conditions

Speed		DDR2-400	DDR2-533	DDR	2-667	DDR	2-800	DDR2-1066		
CL-nRCD-nRP		3-3-3	4-4-4	4-4-4	5-5-5	5-5-5	6-6-6	7-7-7	Units	Notes
Parameter	Symbol	Min	Min	Min	Min	Min	Min	Min		
ACT to READ or WRITE delay	tRCD	15	15	12	15	12.5	15	13.125	ns	3
PRECHARGE period	^t RP	15	15	12	15	12.5	15	13.125	ns	2,3
ACT to ACT/REF delay	^t RC	55	60	57	60	57.5	60	58.125	ns	3
ACT to PRECHARGE delay	^t RAS	40	45	45	45	45	45	45	ns	3,4
Clock cycle time (CL= 3)	^t CK(Avg)	5.0	5.0	5.0	5.0	5.0	5.0	5.0	ns	5
Clock cycle time (CL= 4)	^t CK(Avg)	5.0	3.75	3.0	3.75	3.75	3.75	3.75	ns	5
Clock cycle time (CL= 5)	^t CK(Avg)	N	/A	3.0	3.0	2.5	3.0	3.0	ns	5,6
Clock cycle time (CL=6)	^t CK(Avg)	N/A 2.5 2.5				ns	5			
Clock cycle time (CL= 7)	^t CK(Avg)			N/A				1.875	ns	5

< DDR2 Standard Speed Bin Table¹ >

Note: note 1 applies to the entire table.

- 1. The speed bin table is based on JEDEC standard (JESD79-2F & 208), Support CL depends on the DRAM Grade.
- When a single-bank PRECHARGE command is issued, ^tRP timing applies. ^tRPA timing applies when the Precharge (ALL) command is issued, regardless of the number of banks open. For 8-bank devices (≥1Gb), ^tRPA MIN = ^tRP MIN + ^tCK(Avg).
- 3. For these parameters, the DDR2 device is characterized and verified to support 'PARAM(nCK) = RU('PARAM / 'CK(Avg), where RU stands for round up), which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support 'RP(nCK) = RU('RP / tCK(Avg)), which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2-667 5-5-5, of which 'RP = 15ns, the device will support 'RP(nCK) = RU('RP / tCK(Avg)) = 5, i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at Tm+5 is valid even if (Tm+5 Tm) is less than 15ns due to input clock jitter.
- 4. All modes support ^tRAS MAX = 70,000ns.
- 5. All modes except DDR2-1066 support ^tCK(Avg) MAX = 8ns. Only DDR2-1066 supports up to 7.5ns.
- DDR2-800 CL = 6 supported DRAM (SKHynix DRAM Speed Grade: S6) is not guaranteed to operate under DDR2-800 CL = 5. Its frequency must be set at 333MHz.



8.AC Parameters

< General notes, which may apply for all AC parameters >

1. The following figure represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester.

The output timing reference voltage level for single ended signals is the crosspoint with V_{TT} . The output timing reference voltage level for differential signals is the crosspoint of the true (e.g. DQS) and the complement (e.g. /DQS) signal.



- 2. Tests for AC timing and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and the operation of the device are warranted for the full voltage range specified. ODT is disabled for all measurements that are not ODT-specific.
- 3. Slew Rate Measurement Levels
 - a. Output slew rate for falling and rising edges is measured between V_{TT} 250 mV and V_{TT} + 250 mV for single ended signals. For differential signals (e.g. DQS /DQS) output slew rate is measured between DQS /DQS = -500 mV and DQS /DQS = +500mV. Output slew rate is guaranteed by design, but is not tested on each device.
 - b. Input slew rate for single ended signals is measured from DC-level to AC-level: from V_{REF} 125 mV to V_{REF} + 250 mV for rising edges and from V_{REF} + 125 mV and V_{REF} 250 mV for falling edges.

For differential signals (e.g. CK - CK) slew rate for rising edges is measured from CK - /CK = -250 mV to CK - /CK = +500 mV (+250mV to -500 mV for falling edges).

- c. V_{ID} is the magnitude of the difference between the input voltage on CK and the input voltage on /CK, or between DQS and /DQS for differential strobe.
- 4. Output slew rate is characterized under the test conditions as shown in the figure 6.
- 5. The AC and DC input level specifications are as defined in the SSTL_18 standard (that is, the receiver will effectively switch as a result of the signal crossing the AC input level and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. All voltages referenced to VSS.
- 7. These parameters guarantee device behavior, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.



	Speed		DDR2-400 DDR2-5				L lus ita	Natas
	Parameter	Symbol	Min	Max	Min	Max	Units	Notes
	Clock cycle time	^t CK(Avg)	5.0	8.0	3.75	8.0	ns	1,2
	CK HIGH-level width	^t CH		Min =	0.45			
çk	CK LOW-level width	^t CI		Max=	= 0.55		nCK	
Command and Address Data-In Data Strobe-In Data Strobe-In Data Strobe-In	Half clock period	^t HP	Min = le	sser of ^t Cl	H Min and	^t CL Min	nCK	3
				Max	= N/A			
T	DQS output access time from CK or /CK	^t DQSCK	-500	500	-450	450	ps	
obe	DQS Read preamble	^t RPRE	0.9	1.1	0.9	1.1	nCK	4
Str	DQS Read postamble	^t RPST	0.4	0.6	0.4	0.6	nCK	4
Data (CK/CK# to DQS Low-Z	^t LZ(DQS)		$Min = {}^{t} Max = {}^{t} Max$	AC Min AC Max		ps	5,6
	DQS rising edge to CK rising edge	^t DQSS	-0.25	0.25	0.35	0.25	nCK	
	DQS input-high pulse width	^t DQSH		Min =	0.35		nCK	
L	DQS input-low pulse width	^t DQSL		Max	= N/A		nCK	
-əq	DQS falling to CK rising: setup time	^t DSS		Min =	= 0.2		nCK	
tro	DQS falling from CK rising: hold time	^t DSH		Max =	= N/A		nCK	
ta S	DQS write preamble	^t WPRE	0.35	-	0.35	-	nCK	
Dat	DQS write postamble	^t WPST	0.4	0.6	0.4	0.6	nCK	7
	WRITE command to first DQS transition	mand to first DQS transition Min = W Max = W Max = W					nCK	
	DQ output access time from CK/CK#	^t AC	-600	600	-500	500	ps	
	DQS–DQ skew, DQS to last DQ valid, per group, per access	^t DQSQ	-	350	-	300	ps	8
	DQ hold from next DQS strobe	^t QHS	-	450	-	400	ps	9
Out	DQ–DQS hold, DQS to first DQ not valid	^t QH	Μ	lin = ^t HP x1 Max :	S	ps	8	
Data-(CK/CK# to DQ, DQS High-Z	^t HZ		Min = Max = ^t /	= N/A AC Max		ps	5,10
	CK/CK# to DQ Low-Z	^t LZ(DQ)		$Min = 2 x$ $Max = {}^{t}$	^t AC Min AC Max		ps	5,11
	Data valid output window	DVW		Min = ^t Q⊢ Max :	I - ^t DQSQ = N/A		ps	8
	DQ and DM input setup time(differential strobe)	^t DS_Diff(base)	150	-	100	-	ps	1,12,13,15
	DQ and DM input hold time(differential strobe)	^t DH_Diff(base)	275	-	225	-	ps	1,12,14,15
ata-In	DQ and DM input setup time(single-ended strobe)	^t DS(base)	25	-	-25	-	ps	1,12,15,16
Ď	DQ and DM input hold time(single-ended strobe)	^t DH(base)	25	-	-25	-	ps	1,12,15,17
	DQ and DM input pulse width	^t DIPW	0.35	-	0.35	-	nCK	
6	Input setup time	^t IS	350	-	250	-	ps	1,12,19
lres:	Input hold time	^t IH	475	-	375	-	ps	1,12,19
bbA br	Input pulse width	^t IPW	0.6	-	0.6	-	nCK	
d ar	Activate to Activate delay same bank	^t RC	55	-	60	-	ns	20,21
nan	Activate to Read or Write delay	^t RCD	15	-	15	-	ns	
Juc	Activate to Precharge delay	^t RAS	40	70.000	45	70.000	ns	22.23
Ű	Precharge period	^t RP	15	-	15	-	ns	24

< Timing Parameters by Speed Grade - DDR2-400/533 (1) >



	Speed			DDR	2-400	DDR	2-533	Unite	Notos
	Parameter		Symbol	Min	Max	Min	Max	Units	Notes
	Precharge All period	<1Gb		15	-	15	-	ns	24
		≥1Gb		20	-	18.75	-	115	24
6	Activate to Activate delay different bank	x4, x8	teen	7.5	-	7.5	-	ns	25
res:		x16	RRD	10	-	10	-	110	20
dd	4-bank activate period (≿1Gb)	x4, x8		37.5	-	37.5	-	ns	
q ⊳		x16		50	-	50	-		
an	Internal Read to Precharge delay		^t RTP	7.5	-	7.5	-	ns	22,25
bue	/CAS to /CAS delay		^t CCD	2	-	2	-	nCK	
Ë	Write recovery time		'WR	15	-	15	-	ns	
Con	Write Auto-precharge recovery + precharge time		^t DAL	M	in = ^t WR N Max :	nCK	26		
	Internal Write to Read delay		^t WTR	10	-	7.5	-	ns	25
	Mode register set command cycle time		^t MRD	2	-	2	-	nCK	
		256Mb		75	-	75	-		
		512Mb	-	105	-	105	-		
	Refresh to Activate or to Refresh interval	1Gb	^t RFC	127.5	-	127.5	-	ns	27
		2Gb		195	-	195	-		
		4Gb		327.5	-	327.5	-		
hsi	Average periodic refresh (0 °C≤T _{CASE} ≤ 85°C)			7.8	-	7.8	-		27
efre	Average periodic refresh ($85^{\circ}C < T_{CASE} \le 95^{\circ}C$)		REFI	3.9	-	3.9	-	16	21
Re	Clocks remains ON after CKE asynchronously dro	^t DELAY		Min = ^t IS - Max =	+ ^t CK+ ^t lH = N/A		ns		
	Exit Self Refresh to non-Read command	^t XSNR		Min = ^t RF0 Max =	C Min + 10 = N/A		ns		
	Exit Self Refresh to Read command	^t XSRD	200	-	200	-	nCK		
Ę	Exit active powerdown to Read command	MR12 =0		2	-	2	-	nCK	
Ň		MR12 =1	AAND	6 - AL	-	6 - AL	-	non	
ower-[Exit Precharge power-down and active power-do non-Read command	wn to any	^t XP	2	-	2	-	nCK	
ď	CKE Minimum HIGH/LOW pulse width		^t CKE	3	-	3	-	nCK	28
	ODT to powerdown entry latency		^t ANPD	3	-	3	-	nCK	
	ODT power-down exit latency		^t AXPD	8	-	8	-	nCK	
	ODT turn-on delay		^t AOND	2	2	2	2	nCK	
	ODT turn-off delay		^t AOFD	2.5	2.5	2.5	2.5	nCK	29
G	ODT turn-on		^t AON	N	Min = ^t Max = ^t AC I	AC Min Max + 100	0	ps	30
ODT/O	ODT turn-off		^t AOF	ſ	Min = ^t Max = ^t AC	AC Min Max + 600)	ps	29,31
	ODT turn-on (power-down mode)		^t AONPD	Max = 2	Min = ^t AC 000 x ^t CK	Min +2000 + ^t AC Max	x + 1000	ps	
	ODT turn-off (power-down mode)		^t AOFPD	$Min = {}^{t}AC Min + 2000$ $Max = 2500 \times {}^{t}CK + {}^{t}AC Max + 1000$			x + 1000	ps	
	OCD drive mode output delay		^t ОГГ	-	12	-	12	ns	

< Timing Parameters by Speed Grade - DDR2-400/533 (2) >



< Timing Parameters by Speed Grade - DDR2-667/800/1066 (1) >

	Speed		DDR	2-667	DDR	2-800	DDR2	-1066		
	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
	Clock cycle time	^t CK(Avg)	3.0	8.0	2.5	8.0	1.875	7.5	ns	1,2,33
	CK HIGH-level width	^t CH(Ava)			Min =	0.48			t	
	CK LOW-level width	^t CI (Avg)			Max =	= 0.52			'CK(Avg)	33
×	Half clock period	^t HP	Min	= lesser o	of ^t CH(Abs Max :	s) Min and = N/A	^t CL(Abs)	Min	ps	33
Cloc	Absolute ^t CK	^t CK(Abs)		Min = ^t Max = ^t	CK(Avg) I CK(Avg) N	Vin + ^t JIТр Лах + ^t JIТр	oer Min oer Max		ps	33
	Absolute CK HIGH-level width	^t CH(Abs)	Min : Max =	= ^t CK(Avg : ^t CK(Avg)) Min x ^t C) Max x ^t C	H(Avg) Mi H(Avg) Ma	n + ^t JITdty ax + ^t JITdt	/ Min y Max	ps	33
	Absolute CK LOW-level width	^t CL(Abs)	Min÷ Max=	= ^t CK(Avg = ^t CK(Avg))) Min x ^t C) Max x ^t C	L(A∨g) Mi L(A∨g) Ma	n + ^t JITdty ax + ^t JITdty	y Min y Max	ps	33
Out	DQS output access time from CK/CK#	^t DQSCK	-400	400	-350	350	-325	325	ps	32,33
9-0	DQS Read preamble	^t RPRE	0.9	1.1	0.9	1.1	0.9	1.1	^t CK(Avg)	33,34
ţ	DQS Read postamble	^t RPST	0.4	0.6	0.4	0.6	0.4	0.6	^t CK(Avg)	33,35
Data St	CK/CK# to DQS Low-Z	^t LZ(DQS)			$Min = {}^{t}$ $Max = {}^{t}$	AC Min AC Max			^t CK(Avg)	5,6
	DQS rising edge to CK rising edge	^t DQSS	-0.25	0.25	-0.25	0.25	0.35	0.25	^t CK(Avg)	36
	DQS input-high pulse width	^t DQSH			Min =	= 0.35			^t CK(Avg)	
Ē	DQS input-low pulse width	^t DQSL			Max	= N/A			^t CK(Avg)	
-pe-	DQS falling to CK rising: setup time	^t DSS			Min	= 0.2			^t CK(Ava)	36
itro	DQS falling from CK rising: hold time	^t DSH			^t CK(Ava)	36				
E S	DQS write preamble	^t WPRE	0.35	-	0.35	-	0.35	-	^t CK(Ava)	
Dat	DQS write postamble	tWPST	0.4	0.6	0.4	0.6	0.4	0.6	^t CK(Ava)	7
	WRITE command to first DQS transition	-	Min = WL + ^t DQSS Min Max = WL + ^t DQSS Max						^t CK(Avg)	
	DQ output access time from CK or /CK	^t AC	-450	450	-400	400	-350	350	ps	32
	DQS–DQ skew, DQS to last DQ valid, per group, per access	^t DQSQ	-	240	-	200	-	175	ps	8
	DQ hold from next DQS strobe	^t QHS	-	340	-	300	-	250	ps	9
Dut	DQ–DQS hold, DQS to first DQ not valid	^t QH			Min = ^t Hl Max :	P - tQHS = N/A			ps	8
Data-(CK/CK# to DQ, DQS High-Z	^t HZ			Min = Max = ^t	= N/A AC Max			ps	5,10,3 2
	CK/CK# to DQ Low-Z	^t LZ(DQ)			Min = 2 > Max = ^t	< ^t AC Min AC Max			ps	5,11,3 2
	Data valid output window	DVW			Min = ^t QF Max :	I - ^t DQSQ = N/A			ps	8
c	DQ and DM input setup time	^t DS(base)	100	-	50	-	0	-	ps	1,12,1 3,15,3 2
Data-I	DQ and DM input hold time	^t DH(base)	175	-	125	-	75	-	ps	_ 1,12,1 4,15,3 2
	DQ and DM input pulse width	^t DIPW	0.35	-	0.35	-	0.35	-	^t CK(Avg)	
pu	Input setup time	^t IS(base)	200	-	175	-	125	-	ps	1,12,3 8,39
and a dress	Input hold time	^t IH(base)	275	-	250	-	200	-	ps	1,12,1 9,39
Pd Ad	Input pulse width	^t IPW	0.6	-	0.6	-	0.6	-	^t CK(Avg)	
ပိ	Activate to Activate delay same bank	^t RC	60	-	60	-	58.125	-	ns	20,21
	Activate to Read or Write delay	^t RCD	15	-	15	-	13.125	-	ns	



< Timing Parameters by Speed Grade – DDR667/800/1066 (2) >

	Speed			DDR	2-667	DDR	2-800	DDR2	-1066	l les lite	Natas
	Parameter		Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
	Activate to Precharge delay		^t RAS	45	70,000	45	70,000	45	70,000	ns	22,23
	Precharge period		^t RP	15	-	15	-	13.125	-	ns	24
	Precharge All period	<1Gb	^t DDA	15	-	15	-	13.125	-	ns	24
s		≥1Gb	RFA	18	-	17.5	-	15	-	115	27
lres	Activate to Activate delay different	x4, x8	^t RRD	7.5	-	7.5	-	7.5	-	ns	25
Add	bank	X10 x4 x8		27.5	-	10	-	10	-		
/ pu	4-bank activate period (≥1Gb)	x4, x0	^t FAW	50	_	45	_	45	-	ns	
lar	Internal Read to Precharge delay		^t RTP	7.5	-	7.5	-	7.5	-	ns	22,25
anc	/CAS to /CAS delay			2	-	2	-	2	-	nCK	,
E	Write recovery time		^t WR	15	-	15	-	15	-	ns	
Col	Write Auto-precharge recovery + precharge time		^t DAL		$Min = {}^{t}WR Min + {}^{t}RP Min$ $Max = N/A$					nCK	26
	Internal Write to Read delay		^t WTR	7.5	-	7.5	-	7.5	-	ns	25
	Mode register set command cycle tir	ne	^t MRD	2	-	2	-	2	-	nCK	
		256Mb		75	-	75	-	75	-		
	Refresh to Activate or to Refresh	512Mb	t	105	-	105	-	105	-		07
	interval	1Gb	'RFC	127.5	-	127.5	-	127.5	-	ns	27
		2GD 4Gh		327.5	-	327.5	-	195	-		
ų	Average periodic refresh (0 °C <t< td=""><td>- < 85°C)</td><td></td><td>7.8</td><td>-</td><td>7.8</td><td>-</td><td>7.8</td><td>-</td><td></td><td></td></t<>	- < 85°C)		7.8	-	7.8	-	7.8	-		
Refre	Average periodic refresh ($85^{\circ}C < T_{c}$	<u>= = 00 0)</u> ∧s=≤95°C)	^t REFI	3.9	-	3.9	-	3.9	-	ns	27
	Clocks remains ON after CKE asvoc	hronously		0.0	Mi	n – ^t IS ± ^t	_K(Δνα)τ	tilli			
	drops LOW		^t DELAY		1411	Max	= N/A			ns	
	Exit Self Refresh to non-Read command		^t XSNR		٩	Vin = ^t RF(Max :	C Min + 1(= N/A)		ns	
	Exit Self Refresh to Read command		^t XSRD	200	-	200	-	200	-	nCK	
w	Exit active powerdown to Read	MR12 =0		2	-	2	-	2	-	nCK	
Ň	command	MR12 =1	XARD	7 - AL	-	8 - AL	-	10 - AL	-	IICK	
wer-D	Exit Precharge power-down and acti down to any non-Read command	ve power-	^t XP	2	-	2	-	3	-	nCK	
Å	CKE Minimum HIGH/LOW pulse wid	th	^t CKE	3	-	3	-	3	-	nCK	28
	ODT to powerdown entry latency		^t ANPD	3	-	3	-	4	-	nCK	
	ODT power-down exit latency		^t AXPD	8	-	8	-	11	-	nCK	
	ODT turn-on delay		^t AOND	2	2	2	2	2	2	nCK	16
	ODT turn-off delay		^t AOFD	2.5	2.5	2.5	2.5	2.5	2.5	nCK	41
0	ODT turn-on		^t AON	Ν	Min = ^t / /lax = ^t AC	AC Min Max + 70	0	Min = t Max = tA 25	AC Min C Max + 75	ps	30
T/OCI	ODT turn-off		^t AOF		N	Min = ^t /lax = ^t AC	AC Min Max + 60	0		ps	31,41
Ö	ODT turn-on (power-down mode)		^t AONPD	Max = 20	∕lin = ^t AC 000 x ^t CK	Min +2000 + ^t AC Ma	0 x + 1000	Min = ^t / +20 Max = 30 + ^t AC Ma	AC Min 000 000 x ^t CK 1x + 1000	ps	
	ODT turn-off (power-down mode)		^t AOFPD		N Max = 25	∕lin = ^t AC 500 x ^t CK	Min +200 + ^t AC Ma) x + 1 <u>000</u>		ps	
	OCD drive mode output delay		^t OIT	-	12	-	12	-	12	ns	



< Specific Notes for AC parameters >

- 1. CK and /CK input slew rate is referenced at 1 V/ns (2 V/ns if measured differentially).
- 2. The clock frequency is allowed to change during self–refresh mode or precharge power-down mode. In case of clock frequency change during precharge power-down.
- 3. ^tCL Min, ^tCH Min refer to the smaller of the actual clock LOW time and the actual clock HIGH time driven to the device. The clock's half period must also be of a Gaussian distribution; ^tCH(Avg) and ^tCL(Avg) must be met with or without clock jitter and with or without duty cycle jitter. ^tCH(Avg) and ^tCL(Avg) are the average of any 200 consecutive CK falling edges. ^tCH limits may be exceeded if the duty cycle jitter is small enough that the absolute half period limits (^tCH(Abs), ^tCL(Abs)) are not violated.
- 4. This parameter is not referenced to a specific voltage level but is specified when the device output is no longer driving (^tRPST) or beginning to drive (^tRPRE).
- 5. ^tHZ and ^tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (^tHZ) or begins driving (^tLZ).
- 6. ^tLZ Min will prevail over a ^tDQSCK Min + ^tRPRE Max condition.
- 7. The intent of the "Don't Care" state after completion of the postamble is that the DQS-driven signal should either be HIGH, LOW, or High-Z, and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions HIGH (above V_{IH}(DC) Min), then it must not transition LOW (below V_{IH}(DC)) prior to ^tDQSH Min.
- The data valid window is derived by achieving other specifications: ^tHP (^tCK/2), ^tDQSQ, and ^tQH (^tQH = ^tHP ^tQHS). The data valid window derates in direct proportion to the clock duty cycle and a practical data valid window can be derived.
- ^tQH = ^tHP ^tQHS, where: ^tHP = minimum half clock period for any given cycle and is defined by clock HIGH or clock LOW (^tCH, ^tCL).
- 10. This maximum value is derived from the referenced test load. ¹HZ Max will prevail over ¹DQSCK Max + ¹RPST Max condition.
- 11.^tLZ Min will prevail over a ^tDQSCK Min + ^tRPRE Max condition.
- 12. Timings are guaranteed for DQs, DM, and DQS input with a differential slew rate of 2.0V/ns in differential strobe mode and a slew rate of 1V/ns in single ended mode. Refer to the System Derating for other slew rate values.
- 13. Input waveform timing with differential data strobe enabled MR[bit10] =0, is referenced from the input signal crossing at the $V_{IH}(AC)$ level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the $V_{IL}(AC)$ level to the differential data strobe crosspoint for a falling signal.
- 14. Input waveform timing with differential data strobe enabled MR[bit10] =0, is referenced from the input signal crossing at the $V_{IH}(DC)$ level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the $V_{IL}(DC)$ level to the differential data strobe crosspoint for a falling signal.
- 15.If ^tDS or ^tDH is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed. Regarding V_{IL}/V_{IH} overshoot/undershoot, please see AC Overshoot/Undershoot Specification in the page 8.
- 16. Input waveform timing with single-ended strobe enabled MR[bit10] =1, is referenced from the input signal crossing at the $V_{IH}(AC)$ level to the single-ended data strobe crossing $V_{IH/L}(AC)$ at the end of its transition for a rising signal, and from the input signal crossing at the $V_{IL}(AC)$ level to the single-ended data strobe crossing $V_{IH/L}(AC)$ at the start of its transition for a falling signal.
- 17. Input waveform timing with single-ended strobe enabled MR[bit10] =1, is referenced from the input signal crossing at the V_{IH}(DC) level to the single-ended data strobe crossing V_{IH/L}(DC) at the end of its transition for a rising signal, and from the input signal crossing at the V_{IL}(DC) level to the single-ended data strobe crossing V_{IH/L}(AC) at the start of its transition for a falling signal.
- 18. Timings are specified with command/address input slew rate of 1.0 V/ns. See System Derating for other slew rate values.
- 19. Input waveform timing is referenced from the input signal crossing at the $V_{IL}(DC)$ level for a rising signal and $V_{IH}(DC)$ for a falling.



- 20. This is applicable to READ cycles only. WRITE cycles generally require additional time due to ^tWR during Auto-precharge.
- 21. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction of the product lifetime.
- 22. This is a minimum requirement. Minimum read to precharge timing is AL(EMR bit[5:3]) + BL/2 providing the ^tRTP and ^tRAS Min have been satisfied.
- 23. READs and WRITEs with Auto-precharge are allowed to be issued before ^tRAS Min is satisfied because ^tRAS lockout feature is supported in DDR2 SDRAM.
- 24. When a single-bank Precharge command is issued, ^tRP timing applies. ^tRPA timing applies when the Precharge (ALL) command is issued, regardless of the number of banks open. For 8-bank devices (≥1Gb), ^tRPA Min = ^tRP Min + ^tCK(Avg) (the "Timing Table" table lists ^tRP Min + ^tCK(Avg) Min).
- 25. This parameter has a two clock minimum requirement at any ^tCK.
- 26. ^tDAL = (nWR) + (^tRP/^tCK): For each of the terms above, if not already an integer, round to the next highest integer. ^tCK refers to the application clock period. nWR refers to the ^tWR parameter stored in the MR9–MR11.

Example: for DDR533 at ^tCK = 3.75ns with ^tWR programmed to 4clocks. ^tDAL= 4 + (15ns/3.75ns)clocks = 4 + 4clocks =8clocks.

- 27. If refresh timing is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 28. ^tCKE Min of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of ^tIS + 2 × ^tCK + ^tIH.
- 29. For tAOFD of DDR2-400/533, the 1/2 clock of tCK in the 2.5 x tCK(Avg) assumes a tCH, input clock HIGH pulse width of 0.5 relative to tCK(Avg). tAOF Min and tAOF Max should each be derated by the same amount as the actual amount of tCH offset present at the DRAM input with respect to 0.5.

For example, if an input clock has a worst case ^tCH of 0.45, the ^tAOF Min should be derated by subtracting 0.05 x ^tCK(Avg) from it, whereas if an input clock has a worst case ^tCH of 0.55, the ^tAOF Max should be derated by adding 0.05 x ^tCK(Avg) to it. Therefore, we have;

^tAOF Min (derated) = ^tAC Min - [0.5 - Min(0.5, ^tCH Min)] x ^tCK(Avg)

^tAOF Max (derated) = ^tAC Max + 0.6 + [Max(0.5, ^tCH Max) - 0.5] x ^tCK(Avg)

or

^tAOF Min (derated) = Min (^tAC Min, ^tAC Min - [0.5 - ^tCH Min] x ^tCK(Avg))

^tAOF Max (derated) = 0.6 + Max (^tAC Max, ^tAC Max + [^tCH Max - 0.5] x ^tCK(Avg))

where ^tCH Min and ^tCH Max are the minimum and maximum of ^tCH actually measured at the DRAM input balls.

- 30. ODT turn-on time ^tAON Min is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time ^tAON Max is when the ODT resistance is fully on. Both are measured from ^tAOND.
- 31. ODT turn-off time ^tAOF Min is when the device starts to turn off ODT resistance. ODT turn off time ^tAOF Max is when the bus is in High-Z. Both are measured from ^tAOFD.
- 32. When the device is operated with input clock jitter, this parameter needs to be derated by the actual ^tERR(6~10per) of the input clock.

For example, if the measured jitter into a DDR2-667 has ^tERR(6~10per) Min = -272ps and ^tERR(6~10per) Max = +293ps, then ^tDQSCK Min(derated) = ^tDQSCK Min - ^tERR(6~10per) Max = -400ps - 293ps = -693ps and ^tDQSCK Max(derated) = ^tDQSCK Max - ^tERR(6~10per) Min = 400ps + 272ps = +672ps.

Similarly, ${}^{t}LZ(DQ)$ for DDR2-667 derates to ${}^{t}LZ(DQ)$ Min(derated) = -900ps - 293ps = -1193ps and ${}^{t}LZ(DQ)$ Max(derated) = 450ps + 272ps = +722ps.



33. Input clock jitter spec parameter. These parameters and the ones in the table below are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2-667, DDR2-800, and DDR2-1066 only. The jitter specified is a random jitter meeting a Gaussian distribution.

Parameters	Symbol	DDR2-667		DDR2-800		DDR2-1066		11
		Min	Max	Min	Max	Min	Max	Units
Clock period jitter	^t JIT(per)	-125	125	-100	100	-90	90	ps
Clock period jitter during DLL locking period	^t JIT(per_lck)	-100	100	-80	80	-80	80	ps
Cycle to cycle clock period jitter	^t JIT(cc)	-250	250	-200	200	-180	180	ps
Cycle to cycle clock period jitter during DLL locking period	^t JIT(cc_lck)	-200	200	-160	160	-160	160	ps
Cumulative error across 2 cycles	^t ERR(2per)	-175	175	-150	150	-132	132	ps
Cumulative error across 3 cycles	^t ERR(3per)	-225	225	-175	175	-157	157	ps
Cumulative error across 4 cycles	^t ERR(4per)	-250	250	-200	200	-175	175	ps
Cumulative error across 5 cycles	^t ERR(5per)	-250	250	-200	200	-188	188	ps
Cumulative error across n cycles, n=610	^t ERR(6~10per)	-350	350	-300	300	-250	250	ps
Cumulative error across n cycles, n=1150	^t ERR(11~50per)	-450	450	-450	450	-425	425	ps
Duty cycle jitter	^t JIT(duty)	-125	125	-100	100	-75	75	ps

34. When the device is operated with input clock jitter, this parameter needs to be derated by the actual ^tJIT(per) of the input clock.

For example, if the measured jitter into a DDR2-667 has ^tJIT(per) Min = -72ps and ^tJIT(per) Max = +93ps, then ^tRPRE Min(derated) = ^tRPRE Min + ^tJIT(per) Min = 0.9 x ^tCK(Avg) - 72ps = +2178ps and ^tRPRE Max(derated) = ^tRPRE Max + ^tJIT(per) Max = 1.1 x ^tCK(Avg) + 93ps = +2843ps.

35. When the device is operated with input clock jitter, this parameter needs to be derated by the actual ^tJIT(duty) of the input clock.

For example, if the measured jitter into a DDR2-667 has ^tJIT(duty) Min = -72ps and ^tJIT(duty) Max = +93ps, then ^tRPST Min(derated) = ^tRPST Min + ^tJIT(duty) Min = 0.4 x ^tCK(Avg) - 72ps = +928ps and ^tRPST Max(derated) = ^tRPST Max + ^tJIT(duty) Max = 0.6 x ^tCK(Avg) + 93ps = +1592ps.

- 36. These parameters are measured from a data strobe signal crossing to its respective clock signal crossing. The spec values are not affected by the amount of clock jitter applied as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- 37. These parameters are measured from a data signal transition edge to its respective data strobe signal crossing.
- 38. Input waveform timing is referenced from the input signal crossing at the $V_{IH}(AC)$ level for a rising signal and $V_{IL}(AC)$ for a falling.
- 39. These parameters are measured from a command/address signal transition edge to its respective clock signal crossing. The spec values are not affected by the amount of clock jitter applied, as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- 40. When the device is operated with input clock jitter, this parameter needs to be derated by {-^tJIT(duty) Max ^tERR(6~10per) Max} and {-^tJIT(duty) Min ^tERR(6~10per) Min} of the actual input clock.

For example, if the measured jitter into a DDR2-667 has tERR(6~10per) Min = -272ps, tERR(6~10per) Max = +293ps, tJIT(duty) Min = -106ps and tJIT(duty) Max = +94ps, then tAOF Min(derated) = tAOF Min + $\{-tJIT(duty) Max - tERR(6~10per) Max\} = -450ps + \{-94ps - 293ps\} = -837ps and tAOF Max(derated) = tAOF Max + <math>\{-tJIT(duty) Min - tERR(6~10per) Min\} = 1050ps + \{106ps + 272ps\} = +1428ps.$



41. For ^tAOFD of DDR2-667/800/1066, the 1/2 clock of ^tCK in the 2.5 x ^tCK(Avg) assumes a ^tCH(Avg), input clock HIGH pulse width of 0.5 relative to ^tCK(Avg). ^tAOF Min and ^tAOF Max should each be derated by the same amount as the actual amount of ^tCH(Avg) offset present at the DRAM input with respect to 0.5.

For example, if an input clock has a worst case ^tCH(Avg) of 0.48, the ^tAOF Min should be derated by subtracting 0.02 x ^tCK(Avg) from it, whereas if an input clock has a worst case ^tCH(Avg) of 0.52, the ^tAOF Max should be derated by adding 0.02 x ^tCK to it. Therefore, we have;

^tAOF Min (derated) = ^tAC Min - [0.5 - Min(0.5, ^tCH(Avg) Min)] x ^tCK(Avg)

^tAOF Max (derated) = ^tAC Max + 0.6 + [Max(0.5, ^tCH(Avg) Max) - 0.5] x ^tCK(Avg)

or

^tAOF Min (derated) = Min (^tAC Min, ^tAC Min - [0.5 - ^tCH(Avg) Min] x ^tCK(Avg))

^tAOF Max (derated) = 0.6 + Max (^tAC Max, ^tAC Max + [^tCH(Avg) Max - 0.5] x ^tCK(Avg))

where ^tCH(Avg) Min and ^tCH(Avg) Max are the minimum and maximum of ^tCH(Avg) actually measured at the DRAM input balls.

Note that these deratings are in addition to the ^tAOF derating per input clock jitter. However ^tAC values used in the equations shown above are from the timing parameter table and are not derated. Thus the final derated values for ^tAOF are;

^tAOF Min(derated _ final) = ^tAOF Min(derated) + {-^tJIT(duty) Max - ^tERR(6~10per) Max} ^tAOF Max(derated _ final) = ^tAOF Max(derated) + {-^tJIT(duty) Min - ^tERR(6~10per) Min}

